

# BIRCH, STEWART, KOLASCH & BIRCH, LLP

TERRELL C. BIRCH  
RAYMOND C. STEWART  
JOSEPH A. KOLASCH  
JAMES M. SLATTERY  
BERNARD L. SWEENEY\*  
MICHAEL K. MUTTER  
CHARLES GORENSTEIN  
GERALD M. MURPHY, JR.  
LEONARD R. SVENSSON  
ANDREW D. MEIKLE  
MARC S. WEINER  
JOE MCKINNEY MUNCY  
ROBERT J. KENNEY  
JOHN W. BAILEY  
MARK J. NUELL, PH.D  
JAMES T. ELLER, JR.  
D. RICHARD ANDERSON

j1131 U.S. PTO

INTELLECTUAL PROPERTY LAW  
8110 GATEHOUSE ROAD  
SUITE 500 EAST  
FALLS CHURCH, VA 22042-1210  
USA

12/28/01

(703) 205-8000

FAX (703) 205-8050  
(703) 698-8590 (G IV)

e-mail: mailroom@bskb.com  
web: http://www.bskb.com

CALIFORNIA OFFICE  
COSTA MESA, CALIFORNIA

SCOTT L. LOWE  
PAUL C. LEWIS  
RICHARD J. GALLAGHER  
JAYNE M. SAYDAH\*  
MARYANNE ARMSTRONG, PH.D.  
KECIA J. REYNOLDS  
ROBERT L. SCOTT, II  
KALPANA REDDY  
MARK E. OLDS  
ESTHER H. CHONG  
CATHERINE M. VOISINET\*  
EUGENE T. PEREZ

REG. PATENT AGENTS:  
FREDERICK R. HADREN  
MAKI HATSUMI  
CRAIG A. McROBBIE  
GARTH M. DAHLEN, PH.D.  
ROBERT E. GOOZNER, PH.D.  
KRISTI L. RUPERT, PH.D.  
MATTHEW T. SHANLEY  
SUSAN W. GORMAN, PH.D  
DAVID J. CHO  
ROBERT W. DOWNS

OF COUNSEL:  
HERBERT M. BIRCH (1905-1996)  
ELLIOT A. GOLDBERG\*  
WILLIAM L. GATES\*  
EDWARD H. VALANCE  
RUPERT J. BRADY (RET.)\*  
F. PRINCE BUTLER  
FRED S. WHISENHUNT  
JAMES W. HELLWEGE

\*ADMITTED TO A BAR OTHER THAN VA

Date: December 28, 2001

Docket No.: 3430-0172P

JCE25 U.S. PRO  
10/028667  
12/28/01

## BOX PATENT APPLICATION

Assistant Commissioner for Patents  
Washington, DC 20231

Sir:

As authorized by the inventor(s), transmitted herewith for filing is a patent application applied for on behalf of the inventor(s) according to the provisions of 37 C.F.R. § 1.41(c).

Inventor(s): Seung-Kyu CHOI, Young-Hun HA, Jong-Woo KIM

For: ARRAY SUBSTRATE FOR LIQUID CRYSTAL DISPLAY DEVICE  
AND MANUFACTURING METHOD THEREOF

Enclosed are:

- A specification consisting of nineteen (19) pages
- Nine (9) sheet(s) of formal drawings
- Applicant claims the right of priority based on Application No(s). 2000-0086332 filed in Korea on December 29, 2000.
  - Certified copy(ies) is(are) attached hereto.
  - Certified copy(ies) will follow.

Amend the specification by inserting before the first line thereof the following:

a.  --This nonprovisional application claims priority under 35 U.S.C. § 119(a) on Patent Application No. 2000-0086332 filed in Korea on December 29, 2000, which is herein incorporated by reference.--

b.  --This nonprovisional application claims priority under 35 U.S.C. § 119(e) on U.S. Provisional Application No. filed on , which is herein incorporated by reference.--

Executed Declaration in accordance with 37 C.F.R. § 1.64 will follow

Applicant claims small entity status under 37 C.F.R. § 1.27

Preliminary Amendment

Application Data Sheet in accordance with 37 C.F.R. § 1.76

Information Disclosure Statement, PTO-1449 and reference(s)

Other: Information Sheet

Applicant requests early publication - \$300.00 publication fee

Non-publication Request and Certification under 35 U.S.C. § 122(b)(2)(B)(i)

The filing fee has been calculated as shown below:

		LARGE ENTITY		SMALL ENTITY		
BASIC FEE		\$740.00		\$370.00		
	NUMBER FILED	NUMBER EXTRA	RATE	FEE	RATE	FEE
<b>TOTAL CLAIMS</b>	21-20=	1	x 18	= \$18.00	x 9=	\$0.00
<b>INDEPENDENT CLAIMS</b>	5-3=	2	x 84	= \$168.00	x42=	\$0.00
<input type="checkbox"/> MULTIPLE DEPENDENT CLAIMS PRESENTED			+ \$280.00		+ \$140.00	
		<b>TOTAL</b>	\$926.00		\$0.00	

- The application transmitted herewith is filed in accordance with 37 C.F.R. § 1.41(c). The undersigned has been authorized by the inventor(s) to file the present application. The original duly executed declaration together with the surcharge will be forwarded in due course.
- A check in the amount of \$926.00 to cover the filing fee is enclosed.
- Please charge Deposit Account No. 02-2448 in the amount of \$0.00. A triplicate copy of this transmittal form is enclosed.
- Please send correspondence to:

BIRCH, STEWART, KOLASCH & BIRCH, LLP **or** Customer No. 2292  
P.O. Box 747  
Falls Church, VA 22040-0747  
Telephone: (703) 205-8000

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment or credit any overpayment to Deposit Account No. 02-2448 for any additional fees required under 37 C.F.R. § 1.16 or under 37 C.F.R. § 1.17; particularly, extension of time fees.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By   
Joseph A. Kolasch, #22,463

JAK/EHC/jeb  
3430-0172P

P.O. Box 747  
Falls Church, VA 22040-0747  
(703) 205-8000

Attachments

(Rev. 09/23/01)

PATENT  
3430-0172P

IN THE U.S. PATENT AND TRADEMARK OFFICE

**I N F O R M A T I O N      S H E E T**

Applicant: Seung-Kyu CHOI, Young-Hun HA, Jong-Woo KIM

Appl. No. : **NEW**

Filed: December 28, 2001

For: **ARRAY SUBSTRATE FOR LIQUID CRYSTAL DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF**

Priority Claimed Under 35 U.S.C. § 119 and/or § 120:

Korea 2000-0086332 December 29, 2000

Send Correspondence to:

BIRCH, STEWART, KOLASCH & BIRCH, LLP      or    **CUSTOMER NO. 2292**  
P.O. Box 747  
Falls Church, VA 22040-0747  
(703) 205-8000

The above information is submitted to advise the U.S.P.T.O. of all relevant facts in connection with the present application.

A timely executed Declaration in accordance with 37 C.F.R. § 1.64 will follow.

Respectfully submitted,

BIRCH, STEWART, KOLASCH & BIRCH, LLP

By Joseph A. Kolasch, #22,463

P.O. Box 747  
Falls Church, VA 22040-0747  
(703) 205-8000

# Array Substrate for Liquid Crystal Display Device and Manufacturing Method Thereof

## Cross Reference

[01] This application claims the benefit of Korean Patent Application No. 2000-86332, filed on December 29, 2000, under 35 U.S.C. § 119, the entirety of which is hereby incorporated by reference.

## 5 BACKGROUND OF THE INVENTION

### Field of the Invention

[02] The present invention relates to a liquid crystal display device, and more particularly to an array substrate for a liquid crystal display device having good contact property and high aperture ratio.

### 10 Description of Related Art

[03] Generally, conventional liquid crystal display (LCD) devices include upper and lower substrates with liquid crystal molecules interposed therebetween. The upper and lower substrates are generally referred to as a color filter substrate and an array substrate, respectively. The upper and lower substrates respectively include electrodes disposed on opposing surfaces of the upper and lower substrates. An electric field is generated by applying a voltage to the electrodes, thereby driving the liquid crystal molecules to display images depending on the light transmittance.

[04] Among the different types of known LCDs, active matrix LCDs (AM-LCDs), which have thin film transistors and pixel electrodes arranged in a matrix form, are the subject of significant research and development because of their high resolution

and superiority in displaying moving images. The conventional AM-LCD devices, in which the liquid crystal layer is driven by the electric field perpendicular to the upper and lower substrates, have a high transmittance and a high aperture ratio and the common electrode of the upper substrate is grounded so that the break of the devices due  
5 to the static electricity can be prevented.

[05] On the other hand, the lower substrate of the LCD device is formed by repeatedly depositing and etching the thin film layer. Usually, the number of masks used in photolithography processs is about 5 or 6 and represents the number of processes.

[06] FIG. 1 is a schematic plan view of an array (lower) substrate for a  
10 conventional LCD device and FIG. 2 is a schematic cross-sectional view taken along a line "II-II" of FIG. 1.

[07] In FIGs. 1 and 2, a gate line 21 along a row direction and a gate electrode 22 extended from the gate line 21 are formed on a substrate 10. Then, a gate insulator 30 is formed on the gate line 21 and the gate electrode 22. Subsequently, an active layer 41 and an ohmic contact layer 51 and 52 are formed on the gate insulator 30. On the ohmic contact layer 51 and 52, a data line 61, source and drain electrodes 62 and 63 and a storage electrode 65 are formed. The data line 61 is disposed perpendicular to the gate line 21, the source electrode 62 is extended from the data line 61, the drain electrode 63 is facing and spaced apart from the source electrode 62, and the storage electrode 65 overlaps the gate line 21. The data line 61, source and drain electrodes 62 and 63 and the storage electrode 65 are covered with a passivation layer 70 having first and second contact holes 71 and 72. The first and second contact holes 71 and 72 expose the drain and storage electrodes 63 and 65, respectively. A pixel electrode 81 is formed on the passivation layer 70 at a pixel region defined by the gate and data lines 21 and 61. The

pixel electrode 81 of indium-tin-oxide (ITO) or indium-zinc-oxide (IZO) is connected to the drain and storage electrodes 63 and 65 through the first and second contact holes 71 and 72, respectively.

[08] In the fabricating process of the array substrate discussed above, the first and second contact holes 71 and 72 are formed by depositing and patterning the passivation layer 70. However, during the photolithography and etch process, the passivation layer can be contaminated by organic materials due to the incomplete drying after etching and cleaning process or impurities of the fabrication apparatus. In the following deposition process of ITO for the pixel electrode 81, this contamination weakens the adhesion between the passivation layer 70 and ITO film so that the etching solution for ITO film can permeate into the interface of the passivation layer 70 and ITO film. Therefore, the drain electrode 63 under the first contact hole 71 is easily corroded by the etching solution and the electric open circuit is created between the drain and pixel electrodes 63 and 81.

[09] Moreover, since the drain and pixel electrodes 63 and 81 are connected through the first contact hole 71, a portion of the drain electrode 63 overlapping the pixel electrode 81 should have an area larger than a specific value. However, since the drain electrode 63 is opaque, the larger the area of overlapping drain electrode is, the lower the aperture ratio will be.

## BRIEF SUMMARY OF THE INVENTION

[10] Accordingly, the present invention is directed to an array substrate for a liquid crystal display device that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.

[11] An object of the present invention is to provide an array substrate for a liquid crystal device and a manufacturing method thereof that prevent deterioration between drain and pixel electrodes.

[12] Another object of the present invention is to provide an array substrate for 5 a liquid crystal device and a manufacturing method thereof that have an improved aperture ratio.

[13] Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the 10 invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.

[14] To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, an array substrate for a liquid crystal display device includes a substrate; gate and data lines perpendicular to 15 each other on the substrate; a thin film transistor connected to the gate and data lines, the thin film transistor having a semiconductor layer, and source and drain electrodes facing and spaced apart from each other; a passivation layer over the gate and data lines and the thin film transistor, the passivation layer having a contact hole exposing a portion of top and side surfaces of the drain electrode; and a pixel electrode on the passivation layer, 20 the pixel electrode connected to the drain electrode through the contact hole.

[15] In another aspect of the present invention, an array substrate for a liquid crystal display device includes a substrate; gate and data lines perpendicular to each other on the substrate; a thin film transistor connected to the gate and data lines, the thin film transistor having a semiconductor layer, a plurality of ohmic contact layers, and

source and drain electrodes; a passivation layer pattern on the data line and the thin film transistor, the passivation layer pattern exposing a portion of top and side surfaces of the drain electrode; and a pixel electrode connected to the drain electrode.

[16] In another aspect of the present invention, a fabricating method of an array substrate for a liquid crystal display device includes forming a gate line on a substrate; forming a gate insulator on the gate line; forming a semiconductor layer on the gate insulator; forming an ohmic contact layer on the semiconductor layer; forming a data line and source and drain electrodes on the ohmic contact layer, the source electrode connected to the data line, the source and drain electrodes facing and spaced apart from each other; forming a passivation layer having a contact hole on the data line, source and drain electrodes, the contact hole exposing a portion of top and side surfaces of the drain electrode; and forming a pixel electrode on the passivation layer, the pixel electrode connected to the drain electrode through the contact hole.

[17] In another aspect of the present invention, a fabricating method of an array substrate for a liquid crystal display device includes forming a gate line on a substrate with a first mask; subsequently depositing a gate insulator, an amorphous silicon layer, a doped amorphous silicon layer and a metal layer on the gate line; forming a semiconductor layer, a plurality of ohmic contact layers, a data line, and source and drain electrodes with a second mask; forming a passivation layer pattern on the source and drain electrodes with a third mask, the passivation layer pattern covering a crossing portion of the gate and data lines and exposing a portion of top and side surfaces of the drain electrode; and forming a pixel electrode connected to the drain electrode with a fourth mask.

[18] It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.

#### **BRIEF DESCRIPTION OF THE DRAWINGS**

5 [19] The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus do not limit the present invention.

[20] FIG. 1 is a schematic plan view of an array substrate for a conventional liquid crystal display device;

10 [21] FIG. 2 is a schematic cross-sectional view taken along a line "II-II" of FIG. 1;

[22] FIG. 3 is a schematic plan view of an array substrate for a liquid crystal display device according to a first embodiment of the present invention;

15 [23] FIGs. 4A to 4E are sequential schematic cross-sectional views taken along a line "IV-IV" of FIG. 3;

[24] FIG. 5 is a schematic plan view of an array substrate for a liquid crystal display device according to a second embodiment of the present invention; and

[25] FIGs. 6A to 6D are sequential schematic cross-sectional views taken along a line "VI-VI" of FIG. 5.

20 **DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS**

[26] Reference will now be made in detail to the preferred embodiments of the present invention, example of which is illustrated in the accompanying drawing.

[27] FIG. 3 is a schematic plan view of an array substrate for a liquid crystal display device according to a first embodiment of the present invention and FIGs. 4A to 4E are sequential schematic cross-sectional views taken along a line "IV-IV" of FIG. 3.

[28] In FIGs. 3 and 4E, a gate line 121 along a row direction and a gate electrode 122 extended from the gate line 121 are formed on a substrate 110 of a transparent material such as glass. Then, a gate insulator 130 made of silicon nitride (SiNx), silicon oxide (SiO<sub>2</sub>), or the like is formed on the gate line 121 and the gate electrode 122. Subsequently, an active layer 141 and an ohmic contact layer 151 and 152 are formed on the gate insulator 130. On the ohmic contact layer 151 and 152, a data line 161, source and drain electrodes 162 and 163 and a storage electrode 165 are formed. The data line 161 is disposed perpendicular to the gate line 121, the source electrode 162 is extended from the data line 161, the drain electrode 163 is facing and spaced apart from the source electrode 162, and the storage electrode 165 overlaps the gate line 121.

[29] The data line 161, source and drain electrodes 162 and 163 and the storage electrode 165 are covered with a passivation layer 170 having first and second contact holes 171 and 172. The first and second contact holes 171 and 172 expose the drain and storage electrodes 163 and 165, respectively. Particularly, the first contact hole 171 exposes a portion of top and side surfaces of the drain electrode 163. Moreover, at a region adjacent to the exposed edge of the drain electrode 163, not only the passivation layer 170 but also the gate insulator 130 is etched. A pixel electrode 181 is formed on the passivation layer 170 at a pixel region defined by the gate and data lines 121 and 161. The pixel electrode 181 is connected to the drain and storage electrodes 163 and 165 through the first and second contact holes 171 and 172, respectively, where

the pixel electrode 181 contacts the exposed portion of top and side surfaces of the drain electrode 162. On the other hand, the storage electrode 165 connected to the pixel electrode 181 forms a storage capacitor with the gate line 121 and the storage capacitor can be formed between the gate line 121 and the pixel electrode 181 without the storage 5 electrode 165.

[30] The method of forming the array substrate of FIG. 3 will now be discussed referring to FIGs. 4A-4E according to an embodiment of the present invention.

[31] In FIG. 4A, a gate line 121 and a gate electrode 122 are formed on a substrate 110 by depositing and patterning a metallic material using a first mask. 10 Although, the metallic material of good adhesion and low resistance is preferred, other types of metallic material may be used.

[32] In FIG. 4B, after a gate insulator 130, an amorphous silicon and a doped amorphous silicon are subsequently deposited, an active layer 141 and an ohmic contact layer 153 are respectively formed over the gate electrode 122 by patterning the amorphous 15 silicon and the doped amorphous silicon using photolithography and etch processes with a second mask.

[33] In FIG. 4C, a data line 161 (of FIG. 3), source and drain electrodes 162 and 163 and a storage electrode 165 are formed by depositing and patterning a metallic material using a third mask. Ohmic contact layers 151 and 152 are formed by etching a 20 portion of the ohmic contact layer 153 (doped amorphous silicon layer) between the source and drain electrodes 162 and 163.

[34] In FIG. 4D, after a passivation layer 170 made of SiNx, SiO<sub>2</sub>, or organic insulating material is formed on the entire surface of the substrate 110, first and second contact holes 171 and 172, which respectively expose portions of the drain and storage

electrodes 163 and 165, are formed by patterning the passivation layer 170 using a fourth mask. Here, the first contact hole 171 exposes a portion of top and side surfaces of the drain electrode 163. Moreover, since the selectivity of etch rate between the passivation layer 170 and the gate insulator 130 is too low, a portion of the gate insulator 130 adjacent to the exposed edge of the drain electrode 163 is also etched so that a surface of the substrate 110 is exposed. In another embodiment, the first contact hole 171 can expose the entire surface of the drain electrode 163.

[34] In FIG. 4E, a pixel electrode 181 is formed by depositing and patterning a transparent conductive material such as ITO or IZO using a fifth mask. The pixel electrode 181 is electrically connected to and contacts the drain and storage electrodes 163 and 165 through the first and second contact holes 171 and 172, respectively. Since the pixel electrode 181 contacts the exposed portion of top and side surfaces of the drain electrode 163, the electric open often caused by an etching solution can be prevented. Furthermore, since the portion of the side surface of the drain electrode 163 is also exposed and contacts the pixel electrode 181 through the first contact hole 171, the area of the top surface of the drain electrode 163 can be decreased which improves the aperture ratio of the LCD device.

[35] However, since the photolithography and etch processes include many steps such as cleaning, deposition of photo resist (PR), exposure, development and etching, the fabricating process using five masks can have drawbacks of lengthy fabrication time and high cost. Therefore, a reduction in the number of masks used is desired and a second embodiment of the present invention implements this reduction in the number of masks used.

[36] FIG. 5 is a schematic plan view of an array substrate for a liquid crystal

display device according to a second embodiment of the present invention and FIGs. 6A to 6D are sequential schematic cross-sectional views taken along a line “VI-VI” of FIG. 5.

[38] In FIGs. 5 and 6D, a gate line 221 along a row direction and a gate electrode 222 extended from the gate line 221 are formed on a substrate 210. Then, a gate insulator 230 is formed on the gate line 221 and the gate electrode 222. Semiconductor layers 241 and 245 are formed on the gate insulator 230 and ohmic contact layers 251, 252 and 255 are formed thereon. The semiconductor layer 241 over the gate electrode 222 becomes an active layer of a TFT (thin film transistor). On the ohmic contact layers 251, 252 and 255, a data line 261, source and drain electrodes 262 and 263 and a storage electrode 265 are formed. The data line 261 is disposed perpendicular to the gate line 221, the source electrode 262 is extended from the data line 261, the drain electrode 263 is facing and spaced apart from the source electrode 262, and the storage electrode 265 overlaps the gate line 221, thereby forming a storage capacitor. The ohmic contact layers 251 and 252 have the same plane surfaces as the data line 261, and source and drain electrodes 262 and 263. On the other hand, the semiconductor layer 241 has the same plane surface as the data line 261, the source and drain electrodes 262 and 263 except for a portion between the source and drain electrodes 262 and 263. A first passivation layer 271, which overlaps the drain electrode 263 and exposes a portion of top and side surfaces of the drain electrode 263, is formed on the data line 261 and the source and drain electrodes 262 and 263. On the storage electrode 265, a second passivation layer 272, which has a contact hole 273 exposing the storage electrode 265, is formed. Then, a pixel electrode 281 made of a transparent conductive material such as ITO or IZO is formed at a pixel region defined by the gate

and data lines 221 and 261, where the pixel electrode 281 contacts the exposed portion of top and side surfaces of the drain electrode 263 and the storage electrode 265 through the contact hole 273. In another embodiment, the storage capacitor can be formed between the gate line 221 and the pixel electrode 281 without the storage electrode 265. In 5 another embodiment, the second passivation layer 272 can be stripped out in the patterning process, whereby the pixel electrode 281 directly contacts the storage electrode 265 without the interposed passivation layer (272).

[38] The method of forming the array substrate of FIG. 5 will now be discussed referring to FIGs. 6A-6D according to an embodiment of the present invention.

10 In FIG. 6A, a gate line 221 and a gate electrode 222 are formed on a substrate 210 by depositing and patterning a metallic material or conductive material using a first mask.

[39] In FIG. 6B, after a gate insulator 230, an amorphous silicon, a doped amorphous silicon and a metallic material are subsequently deposited on the entire surface of the substrate 210, a data line 261 (of FIG. 5), source and drain electrodes 262 15 and 263, a storage electrode 265, ohmic contact layers 251, 252 and 255 and semiconductor layers 241 and 245 are formed by patterning the silicones and metallic material using photolithography and etch processes with a second mask. Since the second mask includes fine patterns such as a plurality of slits at a corresponding portion between the source and drain electrodes 262 and 263, multiple layers can be etched at 20 one time by a single etch process using diffraction exposure, whereby the number of masks used can be reduced significantly.

[40] In FIG. 6C, first and second passivation layers 271 and 272 are formed by depositing and patterning SiNx, SiO<sub>2</sub>, or an organic insulating material using a third mask. The first passivation layer 271, which overlaps the drain electrode 263 and

exposes a portion of top and side surfaces of the drain electrode 263, is formed on the data line 261 and the source and drain electrodes 262 and 263. In another embodiment, the entire surface of the drain electrode 263 can be exposed. On the storage electrode 265, a second passivation layer 272, which has a contact hole 273 exposing the storage electrode 265, is formed. In another embodiment, the second passivation layer 272 or 5 the contact hole 273 can be omitted as discussed above.

[41] In FIG. 6D, a pixel electrode 281 is formed by depositing and patterning a transparent conductive material such as ITO or IZO using a fourth mask. The pixel electrode 281 contacts the exposed portion of top and side surfaces of the drain electrode 10 263 and the exposed portion of the storage electrode 265 through the contact hole 273.

[42] Therefore, in the second embodiment, the array substrate manufacturing process is simplified by fabricating the array substrate using only four masks.

[43] Although the passivation layer at the pixel region is removed in the second embodiment, the passivation layer can cover the entire surface of the substrate 15 with a contact hole exposing a portion of top and side surfaces of the drain electrode.

[44] It will be apparent to those skilled in the art that various modifications and variation can be made in the method of manufacturing a flat pane display device of the present invention without departing from the spirit or scope of the invention. Thus, it is intended that the present invention cover the modifications and variations of this 20 invention provided they come within the scope of the appended claims and their equivalents.

**What is claimed is:**

1. An array substrate for a liquid crystal display device, comprising:

a substrate;

5 gate and data lines crossing each other on the substrate;

a thin film transistor connected to the gate and data lines, the thin film transistor having a semiconductor layer, and source and drain electrodes facing and spaced apart from each other;

a passivation layer over the gate and data lines and the thin film transistor, the

10 passivation layer having a contact hole exposing a portion of a side surface of the drain electrode; and

a pixel electrode on the passivation layer.

2. The array substrate according to claim 1, wherein the pixel electrode is

electrically connected to the drain electrode through the contact hole.

15 3. The array substrate according to claim 1, wherein the semiconductor layer has the same plane surface as the data line and the source and drain electrodes except for a portion between the source and drain electrodes.

4. The array substrate according to claim 1, further comprising:

a gate insulation layer formed underneath the passivation layer, wherein the

20 contact hole is defined through the passivation layer and the gate insulation layer.

5. The array substrate according to claim 1, wherein the contact hole further exposes a portion of a top surface of the drain electrode.

6. An array substrate for a liquid crystal display device, comprising:

a substrate;

5 gate and data lines crossing each other on the substrate;

a thin film transistor connected to the gate and data lines, the thin film transistor having a semiconductor layer, a plurality of ohmic contact layers, and source and drain electrodes;

10 a passivation layer pattern on the data line and the thin film transistor, the passivation layer pattern exposing a portion of a side surfaces of the drain electrode; and

a pixel electrode connected to the drain electrode.

7. The array substrate according to claim 6, wherein the semiconductor layer has the same plane surface as the data line and the source and drain electrodes except for a portion of the semiconductor layer between the source and drain electrodes.

15 8. The array substrate according to claim 6, wherein the plurality of ohmic contact layers have the same plane surfaces as the data line and the source and drain electrodes.

9. The array substrate according to claim 6, wherein the passivation layer pattern exposes a portion of one side surface of the drain electrode.

10. The array substrate according to claim 6, further comprising:  
a gate insulation film formed over the gate line, wherein a portion of the pixel  
electrode is formed directly on the gate insulation film.

11. The array substrate according to claim 6, wherein the passivation layer  
5 pattern further exposes a portion of a top surface of the drain electrode.

12. An array substrate for a display device, comprising:  
a substrate;  
a gate line on the substrate;  
a gate insulator on the gate line;  
10 a semiconductor layer on the gate insulator;  
a plurality of ohmic contact layers on the semiconductor layer;  
a data line and source and drain electrodes on the plurality of ohmic contact  
layers, the source electrode connected to the data line, the drain electrode facing and  
spaced apart from the source electrode;  
15 a passivation layer on the source and drain electrodes and covering a crossing  
portion of the gate and data lines, a portion of a side surface of the drain electrodes being  
exposed; and  
a pixel electrode connected to the drain electrode,  
wherein the plurality of ohmic contact layers have the same plane surfaces as the  
20 data line, and the source and drain electrodes, and

wherein the semiconductor layer has the same plane surface as the data line, and the source and drain electrodes except for a portion between the source and drain electrodes.

13. The array substrate according to claim 12, wherein a portion of the pixel 5 electrode is formed directly on the gate insulator.

14. The array substrate according to claim 12, wherein the passivation exposes a portion of a top surface of the drain electrode.

15. A fabricating method of an array substrate for a liquid crystal display device, comprising:

10 forming a gate line on a substrate;  
forming an ohmic contact layer on the substrate;  
forming a data line and source and drain electrodes on the ohmic contact layer, the source electrode being connected to the data line, the source and drain electrodes facing and spaced apart from each other;

15 forming a passivation layer having a contact hole on the data line and the source and drain electrodes, the contact hole exposing a portion of a side surface of the drain electrode; and

forming a pixel electrode on the passivation layer, the pixel electrode being connected to the drain electrode through the contact hole.

16. The fabricating method according to claim 15, wherein the ohmic contact layer, the data line, and the source and drain electrodes are formed using a single mask.

17. The fabricating method according to claim 15, wherein the contact hole exposes a portion of a top surface of the drain electrode.

5 18. The fabricating method according to claim 15, further comprising:

forming a gate insulator on the gate line and under the passivation layer, wherein the contact hole is defined through the passivation layer and the gate insulator.

19. A fabricating method of an array substrate for a liquid crystal display device, comprising:

10 forming a gate line on a substrate using a first mask;

subsequently depositing a gate insulator, an amorphous silicon layer, a doped amorphous silicon layer and a conductive layer on the gate line;

forming a semiconductor layer, a plurality of ohmic contact layers, a data line, and source and drain electrodes using a second mask;

15 forming a passivation layer pattern on the source and drain electrodes using a third mask, the passivation layer pattern covering a crossing portion of the gate and the data lines and exposing a portion of a side surface of the drain electrode; and


forming a pixel electrode connected to the drain electrode using a fourth mask.

20. The fabricating method according to claim 19, wherein the passivation layer pattern further exposes a portion of a top surface of the drain electrode.

21. The fabricating method according to claim 19, further comprising:  
forming a gate insulator over the gate line, wherein a portion of the pixel  
electrode is formed directly on the gate insulator.


**ABSTRACT OF THE DISCLOSURE**

An array substrate for a liquid crystal display device includes a substrate; gate and data lines perpendicular to each other on the substrate; a thin film transistor connected to the gate and data lines, the thin film transistor having a semiconductor layer, and source and drain electrodes facing and spaced apart from each other; a passivation layer over the gate and data lines and the thin film transistor, the passivation layer having a contact hole exposing a portion of top and side surfaces of the drain electrode; and a pixel electrode on the passivation layer, the pixel electrode connected to the drain electrode through the contact hole.




*(related art)*


**FIG 1**




*(related art)*  
**FIG. 2**




**FIG 3**




**FIG 4A**




**FIG 4B**




**FIG 4C**




**FIG 4D**




**FIG 4E**




**FIG 5**




**FIG 6A**



**FIG 6B**



**FIG 6C**



**FIG 6D**